Memory Data Path Error Capture Monitor Registers - Motorola MPC8240 User Manual

Integrated host processor with integrated pci
Table of Contents

Advertisement

Table 15-10. Parity Error Injection Mask Bit Field Definitions
Bits
Name
Reset Value
31–8
all 0s
9
RD_EN
0
8
WR_EN
0
7–0
DPAR[7:0]
0b0000_0000

15.5.2 Memory Data Path Error Capture Monitor Registers

The memory data-path error capture monitors are used to latch data that causes ECC or
parity errors from either the internal peripheral logic bus or the memory data/parity bus.
Separate monitors are provided for the high data, low data, and parity buses. The monitors
are read-only. They are loaded automatically when the error detection registers detect any
of the following:
• A memory read parity error / single-bit ECC error trigger exceeded; EDR1[2]
• A multi-bit ECC error; EDR2[3]
• A write parity error; EDR2[2]
When memory data path parity/ECC error data is loaded into the monitors, the capture flag
in the MDP_ERR_CAP_MON_PAR is also set. This control bit remains set until explicitly
cleared by the software. The set capture flag prevents subsequent errors from overwriting
the data from the first failure. The capture flag is the only bit in the memory data path error
capture monitors that is read/write.
15.5.2.1 DH Error Capture Monitor Register
Figure 15-21 shows the bits of the DH error capture monitor register.
31
Figure 15-21. DH Error Capture Monitor (MDP_ERR_CAP_MON_DH)—
Table 15-11 shows the bit definitions of the DH error capture monitor register.
Table 15-11. DH Error Capture Monitor Bit Field Definitions
Bits
Name
31–0
DH[31:0]
R/W
Read
Reserved
R/W
Memory data path read enable bit
0 Disables error injection for reads
1 Enables error injection onto the peripheral logic data bus
R/W
Memory data path write enable bit
0 Disables error injection for writes
1 Enables error injection onto the memory data bus during
R/W
Error injection mask for memory data parity bus
Offsets 0xF_F00C, 0xF0C
Reset Value
R/W
all 0s
Read
Capture monitor for memory data path data bus high
Chapter 15. Debug Features
Memory Data Path Error Injection/Capture
Description
during reads from local memory
writes to local memory
DH[31:0]
Description
0
15-19

Advertisement

Table of Contents
loading

Table of Contents