Motorola MPC8240 User Manual page 14

Integrated host processor with integrated pci
Table of Contents

Advertisement

Paragraph
Number
7.6.2
Error Reporting ............................................................................................. 7-32
7.7
PCI Host and Agent Modes .............................................................................. 7-32
7.7.1
PCI Initialization Options ............................................................................. 7-32
7.7.2
Accessing the MPC8240 Configuration Space............................................. 7-33
7.7.3
PCI Configuration Cycle Retry Capability in Agent Mode.......................... 7-34
7.7.4
PCI Address Translation Support ................................................................. 7-34
7.7.4.1
Inbound PCI Address Translation ............................................................ 7-34
7.7.4.2
Outbound PCI Address Translation.......................................................... 7-34
7.7.4.3
Initialization Code Translation in Agent Mode ........................................ 7-35
8.1
DMA Overview .................................................................................................. 8-1
8.2
DMA Register Summary .................................................................................... 8-2
8.3
DMA Operation .................................................................................................. 8-3
8.3.1
DMA Direct Mode.......................................................................................... 8-4
8.3.2
DMA Chaining Mode ..................................................................................... 8-5
8.3.2.1
Basic Chaining Mode Initialization ............................................................ 8-5
8.3.2.2
Periodic DMA Feature................................................................................ 8-6
8.3.3
DMA Operation Flow..................................................................................... 8-7
8.3.4
DMA Coherency............................................................................................. 8-8
8.3.5
DMA Performance.......................................................................................... 8-8
8.4
DMA Transfer Types.......................................................................................... 8-9
8.4.1
PCI to PCI....................................................................................................... 8-9
8.4.2
PCI to Local Memory ..................................................................................... 8-9
8.4.3
Local Memory to PCI ..................................................................................... 8-9
8.4.4
Local Memory to Local Memory.................................................................... 8-9
8.5
Address Map Interactions ................................................................................. 8-10
8.5.1
Attempted Writes to Local ROM/Port X Space ........................................... 8-10
8.5.2
Host Mode Interactions................................................................................. 8-10
8.5.2.1
PCI Master Abort when PCI Bus Specified for Lower 2-Gbyte Space.... 8-10
8.5.2.2
Address Alias to Lower 2-Gbyte Space.................................................... 8-10
8.5.2.3
Attempted Reads from ROM on the PCI Bus-Host Mode..................... 8-11
8.5.2.4
Attempted Reads from ROM on the Memory Bus ................................... 8-11
8.5.3
Agent Mode Interactions .............................................................................. 8-11
8.5.3.1
Agent Mode DMA Transfers for PCI ....................................................... 8-11
8.5.3.2
Accesses to Outbound Memory Window
8.5.3.3
Attempted Accesses to Local ROM when ROM is on PCI...................... 8-11
8.5.3.4
Attempted Access to ROM on the PCI Bus-Agent Mode ..................... 8-12
8.6
DMA Descriptors for Chaining Mode .............................................................. 8-12
xiv
CONTENTS
Chapter 8
DMA Controller
that Overlaps 0xFE00_00 - 0xFEEF_FFFF ......................................... 8-11
MPC8240 Integrated Processor User's Manual
Title
Page
Number

Advertisement

Table of Contents
loading

Table of Contents