Table of Contents
Advertisement
S5PC110_UM
Signal
CF_DRESETN
CF_DMACKN
SROM_ADDR_16to22[6:0]
CF_DATA[15:0]
CF_CSn[0]
CF_CSn[1]
CF_IORN
CF_IOWN
MIPI_BYTE_CLK
MIPI_ESC_CLK
TS_CLK
TS_SYNC
TS_VAL
TS_DATA
TS_ERROR
MHL_D0
MHL_D1
MHL_D2
MHL_D3
MHL_D4
MHL_D5
MHL_D6
MHL_D7
MHL_D8
MHL_D9
MHL_D10
MHL_D11
MHL_D12
MHL_D13
MHL_D14
MHL_D15
MHL_D16
MHL_D17
MHL_D18
MHL_D19
MHL_D20
MHL_D21
I/O
O
CF DMA Reset
O
CF DMA Acknowledge
O
SROM Address bus [22:16]
IO
CF card DATA
O
CF chip select bank 0
O
CF chip select bank 1
O
CF Read strobe for I/O mode
O
CF Write strobe for I/O mode
O
MIPI BYTE clock for monitoring
O
MIPI ESC clock for monitoring
I
TSI system clock, 66MHz
I
TSI synchronization control signal
I
TSI valid signal
I
TSI input data
I
TSI error indicate signal
O
MHL Data 0
O
MHL Data 1
O
MHL Data 2
O
MHL Data 3
O
MHL Data 4
O
MHL Data 5
O
MHL Data 6
O
MHL Data 7
O
MHL Data 8
O
MHL Data 9
O
MHL Data 10
O
MHL Data 11
O
MHL Data 12
O
MHL Data 13
O
MHL Data 14
O
MHL Data 15
O
MHL Data 16
O
MHL Data 17
O
MHL Data 18
O
MHL Data 19
O
MHL Data 20
O
MHL Data 21
6 H TYPE SIZE & BALL MAP
Description
6-28
- Quick Links:
- Architectural Overview
Hide quick links:
Advertisement
Chapters
Table of Contents
