Interrupt Control Registers - Infineon Technologies TC1728 User Manual

32-bit single-chip microcontroller
Table of Contents

Advertisement

18.3.4.3 Interrupt Control Registers

The 3 × 3 interrupts of the SSC0/SSC1/SSC2 modules are controlled by the following
service request control registers:
SSCx_TSRC (x = 0-3) controls the transmit interrupts of the SSCx module
SSCx_RSRC (x = 0-3) controls the receive interrupts of the SSCx module
SSCx_ESRC (x = 0-3) controls the error interrupts of the SSCx module
TSRC
Transmit Interrupt Service Request Control Register
RSRC
Receive Interrupt Service Request Control Register
ESRC
Error Interrupt Service Request Control Register
31
30
29
28
15
14
13
12
SET
CLR
SRR SRE
R
R
w
w
rh
rw
Field
Bits
SRPN
[7:0]
TOS
10
SRE
12
SRR
13
CLRR
14
SETR
15
0
[9:8], 11,
[31:16]
User's Manual
SSC, V1.41 2010-06
(F4
(F8
(FC
27
26
25
24
11
10
9
8
0
TOS
0
r
rw
r
Type Description
rw
Service Request Priority Number
rw
Type of Service Control
rw
Service Request Enable
rh
Service Request Flag
w
Request Clear Bit
w
Request Set Bit
r
Reserved
Read as 0; should be written with 0.
18-58
Synchronous Serial Interface (SSC)
)
Reset Value: 0000 0000
H
)
Reset Value: 0000 0000
H
)
Reset Value: 0000 0000
H
23
22
21
0
r
7
6
5
TC1728
20
19
18
17
4
3
2
1
SRPN
rw
V1.0, 2011-12
H
H
H
16
0

Advertisement

Table of Contents
loading

Table of Contents