Parity Mode - Infineon Technologies TC1728 User Manual

32-bit single-chip microcontroller
Table of Contents

Advertisement

Note: In Master Mode, the Transmit Buffer register TB is loaded with new data for the
following transmission just at the end of the current transmission and a leading
delay > 0 is selected (SSOTC.LEAD not equal 00
delay (< one SCLK shift clock period) is generated for the following transmission.

18.1.2.5 Parity Mode

The SSC allows to add a parity bit to a serial frame. The parity mode can be enabled
individually
for
(CON.PARREN). The type of parity (even/odd parity) can be selected, valid for transmit
and receive parity.
If transmit parity is enabled (CON.PARTEN = 1), the shift register is loaded for a frame
transmission by the content of the Transmit Buffer TB, the parity bit becomes calculated
and stored in STAT.PARTVAL. Depending on bit CON.HB, the parity bit preceeds or
follows the transmitted data bits.
If receive parity is enabled (CON.PARREN = 1) and the last bit of a frame has been
received, the received data of the frame is stored in RB and the received parity bit is
stored in STAT.PARRVAL. The received and calculated parity bits are now compared.
If this comparison fails, a parity error is detected and the error status flag STAT.PARE is
set. If enabled by bit CON.PAREEN, a parity error activates the error interrupt request
line EIR.
Figure 18-6
shows how a parity bit is added to the transmitted data bits of a frame. The
number of the transmitted bits of a complete frame remains constant without or with
parity, assuming that COM.BM is not changed. Therefore, the number of transmitted
data bits is reduced by one bit when parity mode is enabled.
If the heading control bit CON.HB = 0 (LSB first), the parity bit preceeds the data bits in
parity mode and is transmitted as the first bit of a frame. If the heading control bit
CON.HB = 1 (MSB first), the parity bit follows the data bits in parity mode and is
transmitted as the last bit of a frame.
User's Manual
SSC, V1.41 2010-06
frame
transmission
Synchronous Serial Interface (SSC)
), a slightly enlarged leading
B
(CON.PARTEN)
18-11
TC1728
and
frame
reception
V1.0, 2011-12

Advertisement

Table of Contents
loading

Table of Contents