Motorola MPC823e Reference Manual page 716

Microprocessor for mobile computing
Table of Contents

Advertisement

Communication Processor Module
16.9.17.2.2 Delaying RTS Mode. Sometimes the HDLC bus can be used in a configuration
with a local HDLC bus and a standard transmission line that is not an HDLC bus. This
situation is illustrated in Figure 16-86. The local HDLC bus controllers do not communicate
with each other, but with a station on the transmission line; yet the HDLC bus protocol is
used to control access to the transmission line.
RX
LINE
DRIVER
TX
(1-BIT DELAY)
EN
NOTES:
1. The TXDx pins of slave devices should be configured to open-drain in the port C parallel I/O port.
2. The RTSx pins of each HDLC bus controller are configured to delayed RTSx mode.
Figure 16-86. HDLC Bus Transmission Line Configuration
Normally, the RTSx pin goes active at the beginning of the opening flag's first bit. Although
using the RTSx pin is not required, there is a mode on the MPC823e HDLC bus that delays
the RTSx signal by one bit. This mode is selected with the BRM bit in the PSMR–SCC HDLC
register.
Delayed RTSx mode is useful when the HDLC bus connects multiple local nodes to a
transmission line. If the transmission line driver has a one-bit delay, then the delayed RTSx
line can be used to enable the output of the transmission line driver. The result is that the
transmission line bits always drive "clean" and without any collisions. RTSx timing is
illustrated in Figure 16-87.
16-262
LOCAL HDLC BUS
RXDx
TXDx
CTSx
HDLC BUS
CONTROLLER
A
RTSx
MPC823e REFERENCE MANUAL
+5
R
RXDx
TXDx
CTSx
HDLC BUS
CONTROLLER
RTSx
B
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents