Table of Contents
Advertisement
adde
Assembler Syntax
BIT
0
1
2
FIELD
31
BIT
16
17
18
FIELD
B
Definition
Operation
Description
MOTOROLA
adde
rD,rA,rB (OE = 0 Rc = 0)
adde.r
D,rA,rB (OE = 0 Rc = 1)
addeor
D,rA,rB (OE = 1 Rc = 0)
addeo.
rD,rA,rB (OE = 1 Rc = 1)
3
4
5
6
7
19
20
21
22
23
OE
Add Extended
rD " (rA) + (rB) + XER[CA]
The sum (rA) + (rB) + XER[CA] is placed into rD.
Other registers altered:
Condition Register (CR0 field):
Affected: LT, GT, EQ, SO (if Rc = 1)
The CR0 field may not reflect the "true" (infinitely precise)
result if overflow occurs (see XER below).
XER:
Affected: CA
Affected: SO, OV (if OE = 1)
POWERPC ARCHITECTURE
LEVEL
UISA
MPC823e REFERENCE MANUAL
MPC823e Instruction Set—adde
8
9
10
11
12
D
24
25
26
27
28
138
SUPERVISOR
OPTIONAL
LEVEL
13
14
15
A
29
30
31
RC
FORM
XO
B-9
Advertisement
Table of Contents
