Appendix D: Drp Address Map Of The Gtp_Dual Tile - Xilinx Virtex-5 RocketIO GTP User Manual

Appendix D: DRP Address Map of the GTP_DUAL Tile

Table D-1: Special Attribute Mappings (Continued)
280
Attribute
OOB_CLK_DIVIDER
PLL_DIVSEL_FB
PLL_DIVSEL_REF
PLL_RXDIVSEL_OUT
PLL_TXDIVSEL_COMM_OUT
PLL_TXDIVSEL_OUT
RX_LOS_INVALID_INCR
www.xilinx.com
UCF/HDL Attribute Value
1
2
3
4
5
6
10
12
1
2
3
4
5
1
2
1
2
4
1
2
4
1
2
4
1
2
4
8
16
32
64
128
Virtex-5 RocketIO GTP Transceiver User Guide
R
DRP Binary Value
000
001
010
011
100
101
110
111
10000
00000
00001
00010
00110
010000
000000
00
01
10
00
01
10
00
01
10
000
001
010
011
100
101
110
111
UG196 (v1.3) May 25, 2007