Table of Contents
Advertisement
Chapter 6: GTP Transmitter (TX)
Description
Each GTP transceiver includes a built-in PRBS generator. This feature can be used in
conjunction with other test features, such as loopback and the built-in PRBS checker, to run
tests on a given channel. Only the 10-bit internal data width mode is supported, which
implies that INTDATAWIDTH must also be set to 1 when the PRBS generator is enabled.
To use the PRBS generator, set INTDATAWIDTH to 1 to set the internal datapath width to
10 bits. The PRBS test mode is selected using the TXENPRBSTST port.
available settings.
Parallel In to Serial Out (PISO)
Overview
The Parallel In, Serial Out (PISO) block is the heart of the GTP TX datapath. It serializes
parallel data from the PCS using a high-speed clock from the shared PMA PLL.
The PISO block serializes eight or ten bits per parallel clock cycle, depending on the
internal data width for the tile (INTDATAWIDTH). The clock rate is determined by the
shared PMA PLL rate, divided by a local TX divider.
Ports and Attributes
Table 6-13
Table 6-13: TX PISO Ports
110
defines the TX PISO ports.
Port
Dir
INTDATAWIDTH
www.xilinx.com
Clock Domain
In
Async
Virtex-5 RocketIO GTP Transceiver User Guide
Table 6-12
Description
Specifies the width of the internal
datapath for the entire GTP_DUAL
tile. This shared port is also described
in
"Shared PMA PLL," page
0: Internal datapath is 8 bits wide
1: Internal datapath is 10 bits wide
UG196 (v1.3) May 25, 2007
R
lists the
60.
Advertisement
Table of Contents
