Table of Contents
Advertisement
R
Dynamic Reconfiguration Port (DRP)
Overview
The DRP allows the dynamic change of parameters of the GTP_DUAL tile. The DRP
interface is a processor-friendly synchronous interface with an address bus (DADDR) and
separated data buses for reading (DO) and writing (DI) configuration data to the
GTP_DUAL tile. An enable signal (DEN), a read/write signal (DWE), and a ready/valid
signal (DRDY) are the control signals that implement read and write operations, indicate
operation completion, or indicate the availability of data.
Ports and Attributes
Table 5-14
Table 5-14: DRP Ports
There are no attributes in this section.
Description
The Virtex-5 Configuration Guide provides detailed information on the DRP interface. Refer
to
DRP attributes sorted alphabetically by name and by address.
Stopping the reference clock during a DRP operation can prevent the correct termination of
the operation.
Virtex-5 RocketIO GTP Transceiver User Guide
UG196 (v1.3) May 25, 2007
defines the DRP signals.
Port
Dir
In
DADDR[6:0]
In
DCLK
DEN
In
In
DI[15:0]
DO[15:0]
Out
DRDY
Out
DWE
In
Appendix D, "DRP Address Map of the GTP_DUAL Tile,"
www.xilinx.com
Dynamic Reconfiguration Port (DRP)
Clock Domain
DCLK
DRP address bus
N/A
DRP interface clock
Set to 1 to enable a read or write operation. Set
DCLK
to 0 on DCLK cycles where no operation is
required.
Data bus for writing configuration data from
DCLK
the FPGA fabric to the GTP_DUAL tile.
Data bus for reading configuration data from
DCLK
the GTP_DUAL tile to the FPGA fabric.
Indicates operation is complete for write
DCLK
operations and data is valid for read
operations.
Set to 0 for read operations. Set to 1 for write
DCLK
operations.
Description
for a map of GTP_DUAL
87
Advertisement
Table of Contents
