Xilinx Virtex-5 RocketIO GTP User Manual page 26

Chapter 1: Introduction to the RocketIO GTP Transceiver
Table 1-3: GTP_DUAL Port Summary (Continued)
Port
RXBUFRESET0
RXBUFRESET1
RXBUFSTATUS0[2:0]
RXBUFSTATUS1[2:0]
RXBYTEISALIGNED0
RXBYTEISALIGNED1
RXBYTEREALIGN0
RXBYTEREALIGN1
RXCDRRESET0
RXCDRRESET1
RXCHANBONDSEQ0
RXCHANBONDSEQ1
RXCHANISALIGNED0
RXCHANISALIGNED1
RXCHANREALIGN0
RXCHANREALIGN1
RXCHARISCOMMA0[1:0]
RXCHARISCOMMA1[1:0]
RXCHARISK0[1:0]
RXCHARISK1[1:0]
RXCHBONDI0[2:0]
RXCHBONDI1[2:0]
26
Dir Domain
In Async Resets the RX buffer logic.
Indicates the overflow/underflow
Out RXUSRCLK2
status of the RX buffer.
Indicates if the parallel data stream is
properly aligned on byte boundaries
according to comma detection.
When PCOMMA_ALIGN = TRUE,
Out RXUSRCLK2 asserted for alignment to PCOMMA
value.
When MCOMMA_ALIGN = TRUE,
asserted for alignment to MCOMMA
value.
Indicates if the byte alignment within
Out RXUSRCLK2 the serial data stream has changed due
to a comma detection.
Reset for the RX CDR. Also resets the
In RXUSRCLK2
rest of the RX PCS.
Indicates when RXDATA contains the
Out RXUSRCLK2
start of a channel bonding sequence.
Indicates if the channel is properly
aligned with the master transceiver
Out RXUSRCLK2
according to observed channel bonding
sequences in the data stream
Held High for at least one cycle when
Out RXUSRCLK2
the receiver has changed.
Asserted when RXDATA is an 8B/10B
Out RXUSRCLK2
comma.
Asserted when RXDATA is an 8B/10B
Out RXUSRCLK2
K character.
FPGA channel bonding control. Used
In RXUSRCLK
only by slaves.
www.xilinx.com
Description
Virtex-5 RocketIO GTP Transceiver User Guide
UG196 (v1.3) May 25, 2007
R
Section (Page)
Reset (page 73),
Configurable RX Elastic
Buffer and Phase
Alignment (page 162),
Configurable Clock
Correction (page 169)
Configurable RX Elastic
Buffer and Phase
Alignment (page 162),
Configurable Clock
Correction (page 169)
Configurable Comma
Alignment and
Detection (page 149)
Configurable Comma
Alignment and
Detection (page 149)
Reset (page 73), RX
Clock Data Recovery
(CDR) (page 136)
Configurable Channel
Bonding (Lane Deskew)
(page 176)
Configurable Channel
Bonding (Lane Deskew)
(page 176)
Configurable Channel
Bonding (Lane Deskew)
(page 176)
Configurable 8B/10B
Decoder (page 157)
Configurable 8B/10B
Decoder (page 157)
Configurable Channel
Bonding (Lane Deskew)
(page 176)