Far-End Pcs Loopback - Xilinx Virtex-5 RocketIO GTP User Manual

Table of Contents

Advertisement

R

Far-End PCS Loopback

This mode uses an external source for generating and checking the test data. The loopback
occurs in the PCS section and the received data is presented to the user logic.
The transmit data of the user logic is not transmitted when this mode is activated. This
mode is a PCI Express compliant loopback mode that echoes the received data back to the
sender.
Virtex-5 RocketIO GTP Transceiver User Guide
UG196 (v1.3) May 25, 2007
Figure 9-5
illustrates this configuration.
Serial
TX-PMA
Serial
RX-PMA
Figure 9-5: Far-End PCS Loopback
www.xilinx.com
Far-End GTP
Parallel
TX-PCS
Parallel
RX-PCS
Description
UG196_c9_05_082906
199

Advertisement

Table of Contents
loading

Table of Contents