Xilinx Virtex-5 RocketIO GTP User Manual page 286

Table of Contents

Advertisement

Table D-2: DRP Address by Attribute (Continued)
Attribute
CLK_COR_REPEAT_WAIT_1
CLK_COR_SEQ_1_1_0
CLK_COR_SEQ_1_1_1
CLK_COR_SEQ_1_2_0
CLK_COR_SEQ_1_2_1
CLK_COR_SEQ_1_3_0
CLK_COR_SEQ_1_3_1
CLK_COR_SEQ_1_4_0
CLK_COR_SEQ_1_4_1
CLK_COR_SEQ_1_ENABLE_0
CLK_COR_SEQ_1_ENABLE_1
CLK_COR_SEQ_2_1_0
Bit

Advertisement

Table of Contents
loading

Table of Contents