Xilinx Virtex-5 RocketIO GTP User Manual page 303

R
Table D-8: DRP Addresses 28 through 2F (Continued)
Bit
28
PCS_COM_
10 Do Not Modify
CFG[1]
PCS_COM_
11 Do Not Modify
CFG[0]
PLL_DIVSEL
12 Do Not Modify
_FB[4]
PLL_DIVSEL
13 Do Not Modify
_FB[3]
PLL_DIVSEL
14 Do Not Modify
_FB[2]
PLL_DIVSEL
15 Do Not Modify
_FB[1]
Table D-9: DRP Addresses 30 through 37
Bit
30
CHAN_ MCOMMA_
0 BOND_SEQ_2 10B_VALUE_
_2_0[9]
CHAN_ MCOMMA_
1 BOND_SEQ_2 10B_VALUE_
_2_0[8]
MCOMMA_
Do Not
2 10B_VALUE_
Modify
CHAN_ MCOMMA_
3 BOND_SEQ_2 10B_VALUE_
_2_0[7]
CHAN_ MCOMMA_
4 BOND_SEQ_2 10B_VALUE_
_2_0[6]
CHAN_ MCOMMA_
5 BOND_SEQ_2 10B_VALUE_
_2_0[5]
CHAN_ MCOMMA_
6 BOND_SEQ_2 10B_VALUE_
_2_0[4]
Virtex-5 RocketIO GTP Transceiver User Guide
UG196 (v1.3) May 25, 2007
29 2A
Do Not
Modify
Do Not
Modify
Do Not
COMMA_
Modify
Do Not BOND_1_
Modify MAX_SKEW_
Do Not BOND_1_
Modify MAX_SKEW_
Do Not BOND_1_
Modify MAX_SKEW_
31 32
COMMA_
CLK_COR_
10B_ENABLE
SEQ_2_4_0[2]
0[3] _0[5]
COMMA_
CLK_COR_
10B_ENABLE
SEQ_2_4_0[3]
0[4] _0[6]
COMMA_
CLK_COR_
10B_ENABLE
SEQ_2_4_0[4]
0[5] _0[7]
COMMA_
CLK_COR_
10B_ENABLE
SEQ_2_4_0[5]
0[6] _0[8]
COMMA_
CLK_COR_
10B_ENABLE
SEQ_2_4_0[6]
0[7] _0[9]
COM_BURST CLK_COR_
_VAL_0[0] SEQ_2_4_0[7]
0[8]
COM_BURST CLK_COR_
_VAL_0[1] SEQ_2_4_0[8]
0[9]
www.xilinx.com
Address
2B 2C
CHAN_
Do Not
BOND_SEQ_ BOND_SEQ_
Modify
1_1_0[9]
CHAN_
Do Not
BOND_SEQ_ BOND_SEQ_
Modify
1_1_0[8]
ALIGN_ CHAN_
BOND_SEQ_ BOND_SEQ_
WORD_0 1_1_0[7]
CHAN_
CHAN_
BOND_SEQ_ BOND_SEQ_
1_1_0[6]
0[3]
CHAN_
CHAN_
BOND_SEQ_ BOND_SEQ_
1_1_0[5]
0[2]
CHAN_
CHAN_
BOND_SEQ_ BOND_SEQ_
1_1_0[4]
0[1]
Address
33 34
CLK_COR_ CLK_COR_
SEQ_2_3_0[8] SEQ_2_1_0[4]
CLK_COR_ CLK_COR_
SEQ_2_3_0[9] SEQ_2_1_0[5]
CLK_COR_ CLK_COR_
SEQ_2_2_0[0] SEQ_2_1_0[6]
CLK_COR_ CLK_COR_
SEQ_2_2_0[1] SEQ_2_1_0[7]
CLK_COR_ CLK_COR_
SEQ_2_2_0[2] SEQ_2_1_0[8]
CLK_COR_ CLK_COR_
SEQ_2_2_0[3] SEQ_2_1_0[9]
CLK_COR_
CLK_COR_
SEQ_2_2_0[4] ENABLE_
DRP Address by Bit Location
2D 2E
CHAN_ CHAN_
BOND_SEQ_ BOND_SEQ_
1_2_0[3] 1_4_0[7]
CHAN_ CHAN_
BOND_SEQ_ BOND_SEQ_
1_2_0[2] 1_4_0[6]
CHAN_ CHAN_
BOND_SEQ_ BOND_SEQ_
1_2_0[1] 1_4_0[5]
CHAN_ CHAN_
BOND_SEQ_ BOND_SEQ_
1_2_0[0] 1_4_0[4]
CHAN_ CHAN_
BOND_SEQ_ BOND_SEQ_
1_3_0[9] 1_4_0[3]
CHAN_ CHAN_
BOND_SEQ_ BOND_SEQ_
1_3_0[8] 1_4_0[2]
35 36
CLK_COR_ CLK_COR_
SEQ_1_4_0[6] SEQ_1_2_0[2]
CLK_COR_ CLK_COR_
SEQ_1_4_0[7] SEQ_1_2_0[3]
CLK_COR_ CLK_COR_
SEQ_1_4_0[8] SEQ_1_2_0[4]
CLK_COR_ CLK_COR_
SEQ_1_4_0[9] SEQ_1_2_0[5]
CLK_COR_ CLK_COR_
SEQ_1_3_0[0] SEQ_1_2_0[6]
CLK_COR_ CLK_COR_
SEQ_1_3_0[1] SEQ_1_2_0[7]
SEQ_1_ CLK_COR_ CLK_COR_
SEQ_1_3_0[2] SEQ_1_2_0[8]
0[1]
2F
CHAN_
2_1_0[5]
CHAN_
2_1_0[4]
CHAN_
2_1_0[3]
CHAN_
2_1_0[2]
CHAN_
2_1_0[1]
CHAN_
2_1_0[0]
37
303