Chapter 13: Design Of Transitions; Excess Capacitance And Inductance; Time Domain Reflectometry - Xilinx Virtex-5 RocketIO GTP User Manual

Table of Contents

Advertisement

R
Design of Transitions
Each transition in the channel must be designed to minimize any negative impact on the
link performance. This section addresses the interface at either ends of a transmission line.
Transmission lines have defined and controlled characteristic impedance along their
length by definition. However, the three-dimensional structures that they interface do not
have easily defined or constant impedance along the signal path. Software tools such as 3D
field-solvers are necessary for computing the impedance that a 10 Gb/s signal sees as it
passes through these structures, while 2D field-solvers are sufficient for computing
transmission line characteristic impedance.
PCB designers can use the analyses and examples in this section to greatly accelerate the
design of such a channel. Cases not covered in this section might need further simulation
and board iterations.

Excess Capacitance and Inductance

Most differential transitions are overly capacitive. The P and N paths couple to each other,
increasing capacitance. Many transitions have a frequency response identical to that of a
lumped capacitor over a wide frequency band.
By design, adding inductance cancels this excess capacitance in many cases except when
impacted by density concerns and physical limitations. While techniques such as blind
vias, solder balls on a larger pitch, and very small via pads reduce capacitance, they are not
always feasible in a design.
Time domain reflectometry (TDR) techniques, either through simulation or measurement,
allow the designer to identify excess capacitance or excess inductance in a transition.

Time Domain Reflectometry

To make TDR measurements, a step input is applied to the interconnect. The location and
magnitude of the excess capacitance or inductance that the voltage step experiences as it
traverses the interconnect can be determined through observing the reflected signal.
A shunt capacitance (see
series inductance (see
direction. Td is assumed to be the propagation delay through the first transmission line
segment on the left. The reflected wave due to the impedance discontinuity takes 2 * Td to
return to the TDR port. If the signal propagation speed through the transmission line is
known, the location of the excess capacitance or inductance along the channel can be
calculated.
Virtex-5 RocketIO GTP Transceiver User Guide
UG196 (v1.3) May 25, 2007
Figure
13-1) causes a momentary dip in the impedance, while a
Figure
13-2) causes an impedance discontinuity in the opposite
www.xilinx.com
Chapter 13
237

Advertisement

Table of Contents
loading

Table of Contents