Global Time Base (Gtb) - NXP Semiconductors freescale KV4 Series Reference Manual

Table 39-256. Conditions for loads occurring at the next enabled loading point (continued)
When a new value was written
To the CNTIN register and CNTINC = 1
To the C(n)V register and SYNCENm = 1 – where m indicates
the pair channels (n) and (n+1)
To the C(n+1)V register and SYNCENm = 1 – where m
indicates the pair channels (n) and (n+1)
• If ELSjB and ELSjA bits are different from zero, then the
channel (j) output signal is generated according to the
configured output mode. If ELSjB and ELSjA bits are zero,
then the generated signal is not available on channel (j)
output.
• If CHjIE = 1, then the channel (j) interrupt is generated
when the channel (j) match occurs.
• At the intermediate load neither the channels outputs nor
the FTM counter are changed. Software must set the
intermediate load at a safe point in time.

39.5.28 Global time base (GTB)

The global time base (GTB) is a FTM function that allows the synchronization of
multiple FTM modules on a chip. The following figure shows an example of the GTB
feature used to synchronize two FTM modules. In this case, the FTM A and B channels
can behave as if just one FTM module was used, that is, a global time base.
FTM module A
gtb_in
gtb_out
GTBEOUT bit
Figure 39-261. Global time base (GTB) block diagram
Freescale Semiconductor, Inc.
The CNTIN register is updated with its write buffer value.
The C(n)V register is updated with its write buffer value.
The C(n+1)V register is updated with its write buffer value.
NOTE
gtb_in
example glue logic
gtb_out
KV4x Reference Manual, Rev. 2, 02/2015
Preliminary
Chapter 39 FlexTimer Module (FTM)
Then
FTM module B
GTBEEN bit
FTM counter
enable logic
FTM counter
enable
1021