Table of Contents
Advertisement
Functional description
44.5.4.2 Classic SPI Transfer Format (CPHA = 1)
This transfer format shown in the following figure is used to communicate with
peripheral SPI slave devices that require the first SCK edge before the first data bit
becomes available on the slave SOUT pin. In this format, the master and slave devices
change the data on their SOUT pins on the odd-numbered SCK edges and sample the
data on their SIN pins on the even-numbered SCK edges.
SCK (CPOL = 0)
SCK (CPOL = 1)
Master and Slave
Sample
Master SOUT/
Slave SIN
Master SIN/
Slave SOUT
PCSx/SS
t
CSC
MSB first (LSBFE = 0): MSB
LSB first (LSBFE = 1): LSB
P CS to SCK delay
t
=
CSC
t
= A fter SCK delay
ASC
t
Delay after Transfer (minimum CS negation time)
DT =
Figure 44-30. Module transfer timing diagram (MTFE=0, CPHA=1, FMSZ=8)
The master initiates the transfer by asserting the PCS signal to the slave. After the t
delay has elapsed, the master generates the first SCK edge and at the same time places
valid data on the master SOUT pin. The slave responds to the first SCK edge by placing
its first data bit on its slave SOUT pin.
At the second edge of the SCK the master and slave sample their SIN pins. For the rest of
the frame the master and the slave change the data on their SOUT pins on the odd-
numbered clock edges and sample their SIN pins on the even-numbered clock edges.
After the last clock edge occurs, a delay of t
PCS signal. A delay of t
master.
1212
1
3
4
2
5
6
7
Bit 5
Bit 6
Bit 1
Bit 2
is inserted before a new frame transfer can be initiated by the
DT
KV4x Reference Manual, Rev. 2, 02/2015
Preliminary
8
9
10 11 12 13 14
Bit 4
Bit 3
Bit 2
Bit 1
Bit 3
Bit 4
Bit 5
Bit 6
is inserted before the master negates the
ASC
15 16
t ASC
t
DT
LSB
MSB
CSC
Freescale Semiconductor, Inc.
Advertisement
Table of Contents
