Peripheral Chip Select Strobe Enable (Pcss ) - NXP Semiconductors freescale KV4 Series Reference Manual

44.5.3.5 Peripheral Chip Select Strobe Enable (PCSS )

The PCSS signal provides a delay to allow the PCS signals to settle after a transition
occurs thereby avoiding glitches. When the Module is in Master mode and the PCSSE bit
is set in the MCR, PCSS provides a signal for an external demultiplexer to decode
peripheral chip selects other than PCS5 into glitch-free PCS signals. The following figure
shows the timing of the PCSS signal relative to PCS signals.
PCSx
PCSS
t
Figure 44-28. Peripheral Chip Select Strobe timing
The delay between the assertion of the PCS signals and the assertion of PCSS is selected
by the PCSSCK field in the CTAR based on the following formula:
P
At the end of the transfer, the delay between PCSS negation and PCS negation is selected
by the PASC field in the CTAR based on the following formula:
P
The following table shows an example of how to compute the t
Table 44-42. Peripheral Chip Select Strobe Assert computation example
f PCSSCK
P
100 MHz 0b11
The following table shows an example of how to compute the t
Table 44-43. Peripheral Chip Select Strobe Negate computation example
f PASC
P
100 MHz 0b11
The PCSS signal is not supported when Continuous Serial Communication SCK mode is
enabled.
Freescale Semiconductor, Inc.
PCSSCK
Prescaler
7
Prescaler
7
KV4x Reference Manual, Rev. 2, 02/2015
Preliminary
Chapter 44 Serial Peripheral Interface (SPI)
t
PASC
delay.
pcssck
Delay before Transfer
70.0 ns
delay.
pasc
Delay after Transfer
70.0 ns
1209