Transmission Bit Order; Character Transmission - NXP Semiconductors freescale KV4 Series Reference Manual

Table of Contents

Advertisement

Functional description

46.5.1.2 Transmission bit order

When S2[MSBF] is set, the UART automatically transmits the MSB of the data word as
the first bit after the start bit. Similarly, the LSB of the data word is transmitted
immediately preceding the parity bit, or the stop bit if parity is not enabled. All necessary
bit ordering is handled automatically by the module. Therefore, the format of the data
written to D for transmission is completely independent of the S2[MSBF] setting.

46.5.1.3 Character transmission

To transmit data, the MCU writes the data bits to the UART transmit buffer using UART
data registers C3[T8] and D. Data in the transmit buffer is then transferred to the
transmitter shift register as needed. The transmit shift register then shifts a frame out
through the transmit data output signal after it has prefaced it with any required start and
stop bits. The UART data registers, C3[T8] and D, provide access to the transmit buffer
structure.
The UART also sets a flag, the transmit data register empty flag S1[TDRE], and
generates an interrupt or DMA request (C5[TDMAS]) whenever the number of
datawords in the transmit buffer is equal to or less than the value indicated by
TWFIFO[TXWATER]. The transmit driver routine may respond to this flag by writing
additional datawords to the transmit buffer using C3[T8]/D as space permits.
See
Application information
Setting C2[TE] automatically loads the transmit shift register with the following
preamble:
BDH[SBNS]
0
1
0
1
0
1
After the preamble shifts out, control logic transfers the data from the D register into the
transmit shift register. The transmitter automatically transmits the correct start bit and
stop bit before and after the dataword. The number of stop bits transmitted after the
dataword can be programmed using BDH[SBNS] field.
1296
for specific programing sequences.
Table 46-69. Transmit preamble length
C1[M]
C4[M10]
0
0
1
0
1
0
1
1
1
1
KV4x Reference Manual, Rev. 2, 02/2015
Preliminary
C1[PE]
Bits transmitted
10
11
11
12
1
12
1
13
Freescale Semiconductor, Inc.

Advertisement

Table of Contents
loading

Table of Contents