Modified Spi Transfer Format (Mtfe = 1, Cpha = 1) - NXP Semiconductors freescale KV4 Series Reference Manual

Table of Contents

Advertisement

sys clk
PCS
SIN
SCK
SOUT
Figure 44-32. DSPI Modified Transfer Format (MTFE=1, CPHA=0, f
Figure 44-33. DSPI Modified Transfer Format (MTFE=1, CPHA=0, f

44.5.4.4 Modified SPI Transfer Format (MTFE = 1, CPHA = 1)

The following figures show the Modified Transfer Format for CPHA = 1. Only the
condition, where CPOL = 0 is shown. At the start of a transfer the DSPI asserts the PCS
signal to the slave device. After the PCS to SCK delay has elapsed the master and the
slave put data on their SOUT pins at the first edge of SCK . The slave samples the master
SOUT signal on the even numbered edges of SCK. The master samples the slave SOUT
Freescale Semiconductor, Inc.
DSPI samples SIN
Tvd_sl
D1
D0
D2
Slave samples SOUT
Tcsc
Thd_sl
Tsu_sl
D0
D1
D2
KV4x Reference Manual, Rev. 2, 02/2015
Preliminary
Chapter 44 Serial Peripheral Interface (SPI)
Tasc
Tsu_ms
Thd_ms
Dn
Dn
= f
sck
= f
sck
/2)
sys
/3)
sys
1215

Advertisement

Table of Contents
loading

Table of Contents