Table of Contents
Advertisement
Instance
Signal
WindowIN
CMP3_OUT
35.1.2 CMP external references
Each CMP has its own 6-bit DAC sub-block which feeds the IN7 of the comparator.
Additionally the output of DAC0 is provided to IN6 of each comparator, providing a 12-
bit DC reference.
35.1.3 External window/sample input
Individual PDB pulse-out signals control each CMP Sample/Window timing.
35.2 Introduction
The comparator (CMP) module provides a circuit for comparing two analog input
voltages. The comparator circuit is designed to operate across the full range of the supply
voltage, known as rail-to-rail operation.
The Analog MUX (ANMUX) provides a circuit for selecting an analog input signal from
eight channels. One signal is provided by the 6-bit digital-to-analog converter (DAC).
The mux circuit is designed to operate across the full range of the supply voltage.
The 6-bit DAC is 64-tap resistor ladder network which provides a selectable voltage
reference for applications where voltage reference is needed. The 64-tap resistor ladder
network divides the supply reference V
input selects the output voltage level, which varies from V
from two voltage sources, V
as an on-chip internal signal only and is not available externally to a pin.
Freescale Semiconductor, Inc.
Table 35-1. CMP Signal assignments (continued)
Description
I/O
—
input
—
output
into 64 voltage levels. A 6-bit digital signal
in
and V
. The 6-bit DAC from a comparator is available
in1
in2
KV4x Reference Manual, Rev. 2, 02/2015
Preliminary
Chapter 35 Comparator (CMP)
Connected to
Ext Pin Mux / SIM
PDB0 pulse out,
PDB1 pulse out
XBARA_OUT19
XBARA_IN15,
XBARB_IN3 ,
DMA_MUX source
34
to V
/64. V
in
in
Pin No. Of
100
—
—
—
—
can be selected
in
725
Advertisement
Table of Contents
