Timing Of On-Chip Peripheral Modules; Figure 21.7 Interrupt Input Timing; Table 21.6 Timing Of On-Chip Peripheral Modules (1) - Renesas H8SX/1500 Series Hardware Manual

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1500 Series:
Table of Contents

Advertisement

Section 21 Electrical Characteristics
NMI
IRQi*
(i = 0 to 14)
IRQ*
(edge input)
IRQ*
(level input)
Note: * SSIER must be set to cancel software standby mode.
21.3.3

Timing of On-Chip Peripheral Modules

Table 21.6 Timing of On-Chip Peripheral Modules (1)

Conditions: V
= 4.5 V to 5.5 V, AV
CC
V
= AV
SS
T
= –40°C to +85°C (wide-range specifications)
a
Item
I/O ports Output data delay time
Input data setup time
Input data hold time
Realtime input port data hold
time
TPU
Timer output delay time
Timer input setup time
Timer clock input setup time
Timer clock
pulse width
Rev. 3.00 Mar. 14, 2006 Page 768 of 804
REJ09B0104-0300

Figure 21.7 Interrupt Input Timing

= 4.5 V to 5.5 V, AV
CC0
= 0 V, Pφ = 8 to 35 MHz,
SS
Symbol
t
PWD
t
PRS
t
PRH
t
RTIPH
t
TOCD
t
TICS
t
TCKS
Single-edge
t
TCKWH
setting
Both-edge
t
TCKWL
setting
t
t
NMIS
NMIH
t
NMIW
t
IRQW
t
t
IRQS
IRQH
t
IRQS
= 4.5 V to 5.5 V,
CC1
Min.
Max.
Unit
40
ns
25
ns
25
ns
4
t
40
ns
25
ns
25
ns
1.5
t
2.5
t
Test Conditions
Figure 21.8
Figure 21.9
cyc
Figure 21.10
Figure 21.11
cyc
cyc

Advertisement

Table of Contents
loading

Table of Contents