Dma Offset Register (Dofr) - Renesas H8SX/1500 Series Hardware Manual

7.2.3

DMA Offset Register (DOFR)

DOFR is a 32-bit readable/writable register that specifies the offset to update the source and
destination addresses. Although different values are specified for individual channels, the same
values must be specified for the source and destination sides of a single channel.
Bit 31
Bit Name
Initial Value 0
R/W R/W
Bit 23
Bit Name
Initial Value 0
R/W R/W
Bit 15
Bit Name
Initial Value 0
R/W R/W
Bit 7
Bit Name
Initial Value 0
R/W R/W
30 29 28
0 0
R/W R/W R/W
22 21 20
0 0
R/W R/W R/W
14 13 12
0 0
R/W R/W R/W
6 5
0 0
R/W R/W R/W
Section 7 DMA Controller (DMAC)
27 26
0 0 0
R/W R/W
19 18
0 0 0
R/W R/W
11 10
0 0 0
R/W R/W
4 3 2
0 0 0
R/W R/W
Rev. 3.00 Mar. 14, 2006 Page 139 of 804
25 24
0 0
R/W R/W
17 16
0 0
R/W R/W
9 8
0 0
R/W R/W
1 0
0 0
R/W R/W
REJ09B0104-0300