Figure 14.1 Block Diagram Of Ssu - Renesas H8SX/1500 Series Hardware Manual

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1500 Series:
Table of Contents

Advertisement

Section 14 Synchronous Serial Communication Unit (SSU)
Figure 14.1 shows a block diagram of the SSU.
SSTDR 0
SSTDR 1
SSTDR 2
SSTDR 3
SSTRSR
Selector
SSI
[Legend]
SSCRH:
SSCRL:
SSCR2:
SSMR:
SSER:
SSSR:
SSTDR0 to SSTDR3:
SSRDR0 to SSRDR3:
SSTRSR:
Rev. 3.00 Mar. 14, 2006 Page 510 of 804
REJ09B0104-0300
Module data bus
SSRDR 0
SSRDR 1
SSRDR 2
SSRDR 3
SSO
SS control register H
SS control register L
SS control register 2
SS mode register
SS enable register
SS status register
SS transmit data registers 0 to 3
SS receive data registers 0 to 3
SS shift register

Figure 14.1 Block Diagram of SSU

SSCRH
SSCRL
SSMR
SSER
SSSR
Control circuit
Clock
Clock
selector
SCS
SSCK (External clock)
Internal data bus
OEI
CEI
RXI
TXI
TEI
Pφ/4
Pφ/8
Pφ/16
Pφ/32
Pφ/64
Pφ/128
Pφ/256

Advertisement

Table of Contents
loading

Table of Contents