Figure 14.14 Flowchart Example Of Transmission Operation (Clock Synchronous Communication Mode) - Renesas H8SX/1500 Series Hardware Manual

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1500 Series:
Table of Contents

Advertisement

Start
[1]
Initial setting
[2]
Read TDRE in SSSR
TDRE = 1?
Yes
Write transmit data to SSTDR
TDRE automatically cleared
Data transferred from SSTDR to SSTRSR
Set TDRE to 1 to start transmission
[3]
Consecutive data transmission?
No
Read TEND in SSSR
TEND = 1?
Yes
Clear TEND to 0
Confirm that TEND is cleared to 0
One bit time
[4]
quantum elapsed?
Yes
Clear TE in SSER to 0
End transmission
Note: Hatching boxes represent SSU internal operations.
Figure 14.14 Flowchart Example of Transmission Operation
Section 14 Synchronous Serial Communication Unit (SSU)
[4][1] Initial setting:
[2] Check that the SSU state and write transmit data:
No
[3] Procedure for consecutive data transmission:
[4] Procedure for data transmission end:
Yes
No
No
(Clock Synchronous Communication Mode)
Specify the transmit data format.
Write transmit data to SSTDR after reading and confirming
that the TDRE bit is 1. The TDRE bit is automatically cleared
to 0 and transmission is started by writing data to SSTDR.
To continue data transmission, confirm that the TDRE bit is 1
meaning that SSTDR is ready to be written to. After that, data
can be written to SSTDR. The TDRE bit is automatically
cleared to 0 by writing data to SSTDR.
To end data transmission, confirm that the TEND bit is cleared
to 0. After completion of transmitting the last bit, clear the TE
bit to 0.
Rev. 3.00 Mar. 14, 2006 Page 541 of 804
REJ09B0104-0300

Advertisement

Table of Contents
loading

Table of Contents