Figure 21.8 I/O Port Input/Output Timing; Figure 21.9 Data Input Timing For Realtime Input Port - Renesas H8SX/1500 Series Hardware Manual

Item
SSU Slave access time
Slave out release time
Note: Although the HCAN input signals are asynchronous signals, they are received as the
*
signals in synchronization with every other rising edge of the Pφ clock (see figure
21.16). The HCAN output signals are also asynchronous signals, however, change their
levels based on every other rising edge of the Pφ clock.
Pφ
IRQ14
Port H input

Figure 21.9 Data Input Timing for Realtime Input Port

Symbol
t
SA
t
REL
Pφ
Ports 1 to 6, A, D,
H, J, K (read)
Ports 1 to 3, 6, A, D,
H, J, K (write)

Figure 21.8 I/O Port Input/Output Timing

Section 21 Electrical Characteristics
Min. Max.

1

1
T1 T2
t t
PRS PRH
t
PWD
t
RTIPH
Rev. 3.00 Mar. 14, 2006 Page 771 of 804
Unit Test Conditions
t Figure 21.19
cyc
t Figure 21.20
cyc
REJ09B0104-0300