Bus Configuration; Figure 6.2 Internal Bus Configuration - Renesas H8SX/1500 Series Hardware Manual

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1500 Series:
Table of Contents

Advertisement

6.3

Bus Configuration

Figure 6.2 shows the internal bus configuration of this LSI. The internal bus of this LSI consists of
the following two types.
• Internal system bus 1
A bus that connects the CPU, DMAC, on-chip ROM, on-chip RAM, and internal peripheral
bus.
• Internal peripheral bus
A bus that accesses registers in the DMAC, bus controller and interrupt controller and registers
of peripheral modules such as SCI and timer.
I φ
synchronization
CPU
Write data
buffer
P φ
synchronization

Figure 6.2 Internal Bus Configuration

On-chip
RAM
Internal system bus 1
Bus controller,
interrupt controller,
power-down controller
Internal peripheral bus
Peripheral
functions
Rev. 3.00 Mar. 14, 2006 Page 127 of 804
Section 6 Bus Controller (BSC)
On-chip
ROM
DMAC
REJ09B0104-0300

Advertisement

Table of Contents
loading

Table of Contents