Renesas H8S/2633 Series Hardware Manual page 253

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

Address bus
D15 to D8
Read
D7 to D0
Write
D15 to D8
D7 to D0
Note: n = 0 to 7
Figure 7-9 Bus Timing for 16-Bit 2-State Access Space (2) (Odd Address Byte Access)
ø
CSn
AS
RD
HWR
LWR
Bus cycle
T
1
High
High impedance
Valid
T
2
Invalid
Valid
199

Advertisement

Table of Contents
loading

Table of Contents