Renesas H8S/2633 Series Hardware Manual page 257

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

ø
Address bus
CSn
AS
RD
D15 to D8
Read
D7 to D0
HWR
LWR
Write
D15 to D8
D7 to D0
Note: n = 0 to 7
Figure 7-13 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access)
Bus cycle
T
T
1
2
Valid
Valid
T
3
Valid
Valid
203

Advertisement

Table of Contents
loading

Table of Contents