Renesas H8S/2633 Series Hardware Manual page 259

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

Figure 7-14 shows an example of wait state insertion timing.
ø
WAIT
Address bus
AS
RD
Read
Data bus
HWR, LWR
Write
Data bus
indicates the timing of WAIT pin sampling.
Note:
Figure 7-14 Example of Wait State Insertion Timing
The settings after a power-on reset are: 3-state access, 3 program wait state insertion, and WAIT
input disabled. At a manual reset, the bus control register values are retained and wait control
continues as before the reset.
By program wait
T
T
1
2
By WAIT pin
T
T
w
w
Write data
T
T
w
3
Read data
205

Advertisement

Table of Contents
loading

Table of Contents