Renesas H8S/2633 Series Hardware Manual page 962

Hide thumbs Also See for H8S/2633 Series:

Table of Contents

P1 bit. Erase mode for addresses H'00000 to H'3FFFF is entered by setting SWE1 bit to 1 when

FWE = 1, then setting the ESU1 bit, and finally setting the E1 bit. FLMCR1 is initialized by a

power-on reset, and in hardware standby mode and software standby mode. Its initial value is H'80

when a high level is input to the FWE pin, and H'00 when a low level is input. When on-chip flash

memory is disabled, a read will return H'00, and writes are invalid.

Writes are enabled only in the following cases: Writes to bit SWE1 of FLMCR1 enabled when

FWE = 1, to bits ESU1, PSU1, EV1, and PV1 when FWE = 1 and SWE1 = 1, to bit E1 when

FWE = 1, SWE1 = 1 and ESU1 = 1, and to bit P1 when FWE = 1, SWE1 = 1, and PSU1 = 1.

Bit 7—Flash Write Enable Bit (FWE): Sets hardware protection against flash memory

programming/erasing.

When a low level is input to the FWE pin (hardware-protected state)

When a high level is input to the FWE pin

Bit 6—Software Write Enable Bit 1 (SWE1): This bit selects write and erase valid/invalid of the

flash memory. Set it when setting bits 5 to 0, bits 7 to 0 of EBR1, and bits 3 to 0 of EBR2.

Writes disabled

Writes enabled

[Setting condition]

When FWE = 1

Bit 5—Erase Setup Bit 1 (ESU1): Prepares for a transition to erase mode. Set this bit to 1 before

setting the E1 bit in FLMCR1 to 1. Do not set the SWE1, PSU1, EV1, PV1, E1, or P1 bit at the

Erase setup cleared

[Setting condition]

When FWE = 1 and SWE1 = 1

(Initial value)