Renesas H8S/2633 Series Hardware Manual page 872

Hide thumbs Also See for H8S/2633 Series:

Table of Contents

When, with the I

C bus format selected, IRIC is set to 1 and an interrupt is generated, other flags

must be checked in order to identify the source that set IRIC to 1. Although each source has a

corresponding flag, caution is needed at the end of a transfer.

When the TDRE or RDRF internal flag is set, the readable IRTR flag may or may not be set. The

IRTR flag (the DTC start request flag) is not set at the end of a data transfer up to detection of a

retransmission start condition or stop condition after a slave address (SVA) or general call address

C bus format slave mode.

Even when the IRIC flag and IRTR flag are set, the TDRE or RDRF internal flag may not be set.

The IRIC and IRTR flags are not cleared at the end of the specified number of transfers in

continuous transfer using the DTC*. The TDRE or RDRF flag is cleared, however, since the

specified number of ICDR reads or writes have been completed.

Table 18-3 shows the relationship between the flags and the transfer states.

Note: * The DTC function is not available in the H8S/2695.

Table 18-3 Flags and Transfer States

MST TRS BBSY ESTP STOP IRTR AASX AL

Idle state (flag

clearing required)

Start condition

Start condition

Master mode wait

transmit/receive end

Arbitration lost

SAR match by first

frame in slave mode

General call

address match

transmit/receive end

(except after SARX

transmit/receive end

(after SARX match)

Stop condition