Renesas H8S/2633 Series Hardware Manual page 23

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

Section
25.2 DC
Characteristics
25.3.1 Clock Timing
25.3.2 Control Signal
Timing
25.3.3 Bus Timing
25.3.4 DMAC Timing
25.3.5 Timing of On-
Chip Supporting
Modules
25.4 A/D Conversion
Characteristics
25.5 D/A Conversion
Characteristics
25.6 Flash Memory
Characteristics
Section 26 Electrical
Characteristics
(H8S/2633R)
Section 27 Electrical
Characteristics
(H8S/2695)
Page
Item
1017
Table 25-2 DC
Characteristics (2)
1018
Table 25-3 Permissible
Output Currents
1019
Table 25-4 Bus Drive
Characteristics
1021
Table 25-5 Clock Timing
1023
Table 25-6 Control Signal
Timing
1025,
Table 25-7 Bus Timing
1026
1027
Figure 25-6 Basic Bus Timing
(Two-State Access)
1034
Table 25-8 DMAC Timing
1038,
Table 25-9 Timing of On-Chip
1039
Supporting Modules
1044
Table 25-10 I
1046
Table 25-11 A/D Conversion
Characteristics
1047
Table 25-12 D/A Conversion
Characteristics
1048
Table 25-13 Flash Memory
Characteristics
1051 to
1086
1087 to
1106
Description
Analog power supply current
test conditions amended
Reference current test
conditions amended
Conditions amended and
Notes *1 and *2 added
Conditions amended
Condition B clock oscillator
settling time at reset (crystal)
and clock oscillator settling
time in software standby
(crystal) min. values in table
amended
Conditions A and B amended
Notes *1 and *2 added
Figure amended
Conditions A and B amended
Notes *1 and *2 added
2
C Bus Timing
Conditions amended
Conditions A and B amended
Full-scale error condition A
maximum value amended
from ±7.0 to ±7.5
Conditions A and B amended
Conditions amended
Newly added
15

Advertisement

Table of Contents
loading

Table of Contents