Renesas H8S/2633 Series Hardware Manual page 938

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

Vref
AVCC
DA1 (DA3)
DA0 (DA2)
AVSS
Legend:
DACR:
D/A control register
DADR0 to DADR3:
D/A data register 0 to 3
884
8-bit D/A
Figure 20-1 Block Diagram of D/A Converter
Module data bus
Control
circuit
Internal data bus

Advertisement

Table of Contents
loading

Table of Contents