Renesas H8S/2633 Series Hardware Manual page 784

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

• Serial data transmission (asynchronous mode)
Figure 16-5 shows a sample flowchart for serial transmission.
The following procedure should be used for serial data transmission.
Initialization
Start transmission
Read TDRE flag in SSR
TDRE=1
Write transmit data to TDR
and clear TDRE flag in SSR to 0
All data transmitted?
Read TEND flag in SSR
TEND= 1
Break output?
Clear DR to 0 and
set DDR to 1
Clear TE bit in SCR to 0
<End>
730
No
Yes
No
Yes
No
Yes
No
Yes
Figure 16-5 Sample Serial Transmission Flowchart
[1] SCI initialization:
[1]
The TxD pin is automatically
designated as the transmit data
output pin.
After the TE bit is set to 1, a frame
of 1s is output, and transmission is
[2]
enabled.
[2] SCI status check and transmit data
write:
Read SSR and check that the
TDRE flag is set to 1, then write
transmit data to TDR and clear the
TDRE flag to 0.
[3] Serial transmission continuation
procedure:
To continue serial transmission,
read 1 from the TDRE flag to
confirm that writing is possible,
then write data to TDR, and then
clear the TDRE flag to 0. Checking
[3]
and clearing of the TDRE flag is
automatic when the DMAC * or
DTC * is activated by a transmit
data empty interrupt (TXI) request,
and date is written to TDR.
[4] Break output at the end of serial
transmission:
To output a break in serial
[4]
transmission, set DDR for the port
corresponding to the TxD pin to 1,
clear DR to 0, then clear the TE bit
in SCR to 0.
Note: * DMAC and DTC functions are
not available in the H8S/2695.

Advertisement

Table of Contents
loading

Table of Contents