Renesas H8S/2633 Series Hardware Manual page 146

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

ø
Address bus
AS
RD
HWR, LWR
Data bus
Figure 2-18 Pin States during On-Chip Memory Access
92
Bus cycle
T1
Unchanged
High
High
High
High-impedance state

Advertisement

Table of Contents
loading

Table of Contents