Renesas H8S/2633 Series Hardware Manual page 882

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

SDA
1-7
SCL
S
SLA
2
Table 18-4 I
C Bus Data Format Symbols
Legend
S
Start condition. The master device drives SDA from high to low while SCL is high
SLA
Slave address, by which the master device selects a slave device
R/W
Indicates the direction of data transfer: from the slave device to the master device
when R/W is 1, or from the master device to the slave device when R/W is 0
A
Acknowledge. The receiving device (the slave in master transmit mode, or the master
in master receive mode) drives SDA low to acknowledge a transfer
DATA
Transferred data. The bit length is set by bits BC2 to BC0 in ICMR. The MSB-first or
LSB-first format is selected by bit MLS in ICMR
P
Stop condition. The master device drives SDA from low to high while SCL is high
828
8
9
1-7
R/W
A
DATA
Figure 18-5 I
8
9
1-7
A
2
C Bus Timing
8
9
DATA
A/A
P

Advertisement

Table of Contents
loading

Table of Contents