Renesas H8S/2633 Series Hardware Manual page 256

Hide thumbs Also See for H8S/2633 Series:
Table of Contents

Advertisement

Address bus
Read
Write
Note: n = 0 to 7
Figure 7-12 Bus Timing for 16-Bit 3-State Access Space (2) (Odd Address Byte Access)
202
T
ø
CSn
AS
RD
D15 to D8
D7 to D0
HWR
LWR
D15 to D8
D7 to D0
Bus cycle
T
1
2
High
High impedance
Valid
T
3
Invalid
Valid

Advertisement

Table of Contents
loading

Table of Contents