Dlc Register (Dlcr) - Fujitsu MB90895 Series Hardware Manual

16 bit, controller manual
Table of Contents

Advertisement

16.3.22

DLC Register (DLCR)

DLC register (DLCR) for message buffer. The DLC register (DLCR) sets the data length
of the message to be transmitted or received.
I DLC Register (DLCR)
R/W :Read/Write
X
:Undefined
:Unused
Table 16.3-24 Functions of DLC Register (DLCR)
bit0
to
bit3
Figure 16.3-29 DLC Register (DLCR)
bit7
bit6
bit5
Bit name
DLC3 to 0:
These bits set the data length (byte count) of the message to be
Data length setting bits
transmitted or received.
When data frame transmitted: The data length (byte count) of the
transmit message is set.
When remote frame transmitted: The data length (byte count) of
the request message is set.
When data frame received: The data length (byte count) of the
received message is stored.
When remote frame received: The data length (byte count) of the
request message is stored.
Note:
bit4
bit3
bit2
bit1
DLC3
DLC2
DLC1
R/W
R/W
R/W
Function
The data length should be set within the range of 0 to 8 bytes.
When setting the DLC register (DLCR), write by words.
Writing by bytes is disabled.
CHAPTER 16 CAN controller
bit0
Reset value
DLC0
X X X X X X X X
B
R/W
531

Advertisement

Table of Contents
loading

This manual is also suitable for:

F2mc-16lx

Table of Contents