Fujitsu MB90895 Series Hardware Manual page 452

CHAPTER 15 UART1
G
Serial mode register 1 (SMR1)
This register:
Selects operation mode
Selects clock input source (baud rate)
Sets dedicated baud rate generator
Selects clock speed (clock division value) when using dedicated baud rate generator
Enables or disables output of serial data and clock pins
Initialize UART
G
Serial control register 1 (SCR1)
This register:
Sets availability of parity
Selects type of parity
Sets stop bit length
Sets data length
Selects frame data format in operation mode 1 (asynchronous multiprocessor mode)
Clears error flag
Enables or disables transmitting
Enables or disables receiving
G
Serial status register 1 (SSR1)
The status register checks the transmission/reception state and error state and sets enabling/disabling of the
transmit/receive interrupt request.
G
Serial input data register 1 (SIDR1)
The serial input data register retains the receive data.The serial input is converted and then stored in this
register.
G
Serial output data register 1 (SODR1)
The serial output data register sets the transmit data.Data written to this register is serial-converted and then
output.
G
Communication prescaler control register (CDCR)
The control register sets the baud rate of the baud rate generator.It sets the start/stop of the communication
prescaler and the division rate of the machine clock.
434