Fujitsu MB90895 Series Hardware Manual page 283

I Operation as 16-bit Timer Register Underflows
When the value of the 16-bit timer register (TMR) is decremented from "0000
TMR count operation, an underflow occurs.
• When an underflow occurs, the underflow generation flag bit in the timer control status register
(TMCSR: UF) is set to 1.
• When an underflow occurs, the underflow generation flag bit in the timer control status register
(TMCSR: UF) is set to "1".
• The reload operation when an underflow occurs is set by the reload select bit in the timer control status
register (TMCSR: RELD).
[One-shot mode (TMCSR: RELD = 0)]
When an underflow occurs, the count operation of the TMR is stopped, entering the start trigger input wait
state.When the next start trigger is input, the TMR count operation is restarted.
In the one-shot mode, a rectangular wave is output from the TOT pin during the TMR count operation.The
pin output level select bit in the timer control status register (TMCSR: OUTL) can be set to select the level
(High or Low) of a rectangular wave.
[Reload mode (TMCSR: RELD = 1)]
When an underflow occurs, the value set in the 16-bit reload timer register (TMRLR) is reloaded to the
TMR, continuing the TMR count operation.
In the reload mode, a toggle wave inverting the output level of the TOT pin is output each time an
underflow occurs during the TMR count operation.The pin output level select bit in the timer control status
register (TMCSR: OUTL) can be set to select the level (High or Low) of a toggle wave as the 16-bit reload
timer is started.
I Operation in Internal Clock Mode
In the internal clock mode, the operation mode select bits in the timer control status register (TMCSR:
MOD2 to MOD0) can be used to select the operation mode.Disable the timer operation by setting the timer
operation enable bit in the timer control status register (TMCSR: CNTE).
[Software trigger mode (MOD2 to MOD0 ="000
If the software trigger mode is set, start the 16-bit reload timer by setting the software trigger bit in the
timer control status register (TMCSR: TRG) to 1.When the 16-bit reload timer is started, the value set in
the TMRLR is reloaded to the TMR, starting the TMR count operation.
Note: When both the timer operation enable bit in the timer control status register (TMCSR: CNTE)
and the software trigger bit in the timer control status register (TMCSR: TRG) are set to "1",
the 16-bit reload timer and the count operation of the TMR are started
CHAPTER 8 16-bit reload timer
")]
B
" to "FFFF " during the
H H
265