Table of Contents
Advertisement
4.4.1
Registers for Port 2 (PDR2, DDR2) ............................................................................................ 170
4.4.2
Operation of Port 2 ..................................................................................................................... 171
4.5
Port 3 ............................................................................................................................................... 173
4.5.1
Registers for Port 3 (PDR3, DDR3) ............................................................................................ 175
4.5.2
Operation of Port 3 ..................................................................................................................... 176
4.6
Port 4 ............................................................................................................................................... 178
4.6.1
Registers for Port 4 (PDR4, DDR4) ............................................................................................ 180
4.6.2
Operation of Port 4 ..................................................................................................................... 181
4.7
Port 5 ............................................................................................................................................... 183
4.7.1
Registers for Port 5 (PDR5, DDR5, ADER) ................................................................................ 186
4.7.2
Operation of Port 5 ..................................................................................................................... 188
4.8
Port input level select register.......................................................................................................... 190
Timebase timer......................................................................................... 191
5.1
Overview of Timebase Timer........................................................................................................... 192
5.2
Block Diagram of Timebase Timer .................................................................................................. 194
5.3
Configuration of Timebase Timer .................................................................................................... 196
5.3.1
Timebase timer control register (TBTC) ..................................................................................... 197
5.4
Interrupt of Timebase Timer ............................................................................................................ 199
5.5
Explanation of Operations of Timebase Timer Functions................................................................ 200
5.6
Precautions when Using Timebase Timer ....................................................................................... 204
5.7
Program Example of Timebase Timer ............................................................................................. 205
Watchdog timer........................................................................................ 207
6.1
Overview of Watchdog Timer .......................................................................................................... 208
6.2
Configuration of Watchdog Timer .................................................................................................... 209
6.3
Watchdog Timer Registers .............................................................................................................. 211
6.3.1
Watchdog timer control register (WDTC) ................................................................................... 212
6.4
Explanation of Operations of Watchdog Timer Functions ............................................................... 214
6.5
Precautions when Using Watchdog Timer....................................................................................... 217
6.6
Program Examples of Watchdog Timer........................................................................................... 218
CHAPTER 7
16-bit I/O timer.......................................................................................... 219
7.1
Overview of 16-bit Input/Output Timer............................................................................................. 220
7.2
Block Diagram of 16-bit Input/Output Timer .................................................................................... 221
7.2.1
Block Diagram of 16-bit Free-run Timer ..................................................................................... 222
7.2.2
Block Diagram of Input Capture ................................................................................................. 224
7.3
Configuration of 16-bit Input/Output Timer ...................................................................................... 226
7.3.1
Timer counter control status register (TCCS) ............................................................................. 229
7.3.2
Timer counter data register (TCDT) ........................................................................................... 231
7.3.3
Input capture control status registers (ICS01, ICS23) ................................................................ 233
7.3.4
Input capture data registers (IPCP0 to IPCP3)........................................................................... 235
7.4
Interrupts of 16-bit Input/Output Timer............................................................................................. 236
7.5
Explanation of Operation of 16-bit Free-run Timer .......................................................................... 237
7.6
Explanation of Operation of Input Capture ...................................................................................... 239
7.7
Precautions when Using 16-bit Input/Output Timer ......................................................................... 242
7.8
Program Example of 16-bit Input/Output Timer ............................................................................... 243
ix
Advertisement
Table of Contents
