Fujitsu MB90895 Series Hardware Manual page 439

16 bit, controller manual
Table of Contents

Advertisement

CHAPTER 14 UART0
G
Terminating communications
Upon completion of transmitting/receiving one frame of data, the receive data load flag bit (SSR0: RDRF)
is set to 1.When data is received, check the overrun error flag bit (SSR0: ORE) to ensure that the
communication has performed normally.
421

Advertisement

Table of Contents
loading

This manual is also suitable for:

F2mc-16lx

Table of Contents