Table of Contents
Advertisement
Address
IPSBAR + 0x254
IPSBAR + 0x258
IPSBAR + 0x25C
IPSBAR + 0x274
IPSBAR + 0x278
IPSBAR + 0x27C
IPSBAR + 0x280
IPSBAR + 0x284
IPSBAR + 0x288
IPSBAR + 0x28C
IPSBAR + 0x290
IPSBAR + 0x294
IPSBAR + 0x298
IPSBAR + 0x29C
IPSBAR + 0x2B4
IPSBAR + 0x2B8
A-6
Table A-3. Register Memory Map (Continued)
Name
(Read) UART Interrupt Status Register 1
(Write) UART Interrupt Mask Register 1
(Read) Reserved
UART Baud Rate Generator Register 11
(Read) Reserved
UART Baud Rate Generator Register 21
(Read) UART Input Port Register 1
(Write) Reserved
(Read) Reserved
(Write) UART Output Port Bit Set Command
Register 1
(Read) Reserved
(Write) UART Output Port Bit Reset Command
Register 1
UART Mode Register 2
(Read) UART Status Register 2
(Write) UART Clock Select Register 2
(Read) Reserved
(Write) UART Command Register 2
(Read) UART Receive Buffer 2
(Write) UART Transmit Buffer 2
(Read) UART Input Port Change Register 2
(Write) UART Auxiliary Control Register 2
(Read) UART Interrupt Status Register 2
(Write) UART Interrupt Mask Register 2
(Read) Reserved
UART Baud Rate Generator Register 12
(Read) Reserved
UART Baud Rate Generator Register 22
(Read) UART Input Port Register 2
(Write) Reserved
(Read) Reserved
(Write) UART Output Port Bit Set Command
Register 2
MCF5282 User's Manual
Mnemonic
UISR1
UIMR1
3
UBG11
3
UBG21
UIP1
3
3
UOP11
3
UIP01
2
UMR12,
UMR22
USR2
1
UCSR2
3
UCR2
URB2
UTB2
UIPCR2
1
UACR2
UISR2
UIMR2
3
UBG12
3
UBG22
UIP2
3
3
UOP12
Size
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
MOTOROLA
Advertisement
Table of Contents
