Port Output Data Registers (4-Bit); Port Data Direction Registers (8-Bit); Portn (8-Bit, 7-Bit, 6-Bit, And 4-Bit) Field Descriptions - Motorola ColdFire MCF5281 User Manual

Motorola microcontroller user's manual
Table of Contents

Advertisement

7
Field
Reset
R/W:
Address
IPSBAR + 0x10_000F (PORTTC), 0x10_0010 (PORTTD), 0x10_0011 (PORTUA)
PORTn bits are described in Table 26-3.
Table 26-3. PORTn (8-bit, 7-bit, 6-bit, and 4-bit) Field Descriptions
Register
8-bit
7-bit
6-bit
4-bit
7-bit
6-bit
4-bit
26.3.2.2 Port Data Direction Registers (DDRn)
The DDRs control the direction of the port n pin drivers when the pins are configured for
digital I/O.
Most DDRs have a full 8-bit implementation, as shown in Figure 26-6. The remaining
DDRs use fewer than eight bits. Their bit definitions are shown in Figure 26-7, Figure 26-8,
and Figure 26-9.
The DDRs are read/write. At reset, all bits in the DDRs are cleared.
Setting any bit in a DDRn register configures the corresponding port n pin as an output.
Clearing any bit in a DDRn register configures the corresponding pin as an input.
7
Field
DDRn7
Reset
R/W:
Address IPSBAR + 0x10_0014 (DDRA), 0x10_0015 (DDRB), 0x10_0016 (DDRC), 0x10_0017 (DDRD), 0x10_0018
0x10_001C (DDRJ), 0x10_001D (DDRDD), 0x10_001E (DDREH), 0x10_001F (DDREL)
MOTOROLA
R
Figure 26-5. Port Output Data Registers (4-bit)
Bits
Name
7–0
PORTnx
6–0
5–0
3–0
7
7–6
7–4
6
5
DDRn6
DDRn5
(DDRE), 0x10_0019 (DDRF), 0x10_001A (DDRG), 0x10_001B (DDRH),
Figure 26-6. Port Data Direction Registers (8-bit)
Chapter 26. General Purpose I/O Module
4
3
PORTn3
PORTn2
0000_1111
Port output data bits.
1 Drives 1 when the port n pin is a digital output
0 Drives 0 when the port n pin is a digital output
Reserved, should be cleared.
4
3
DDRn4
DDRn3
DDRn2
0000_0000
R/W
Memory Map/Register Definition
2
1
0
PORTn1
PORTn0
R/W
Description
2
1
0
DDRn1
DDRn0
26-9

Advertisement

Table of Contents
loading

This manual is also suitable for:

Coldfire mcf5282

Table of Contents