Table of Contents
Advertisement
Exception Stack Frame Definition
Table 2-5. Exception Vector Assignments (continued)
Vector
Number(S)
64–255
"Fault" refers to the PC of the instruction that caused the exception; "Next" refers to the PC
of the next instruction that follows the instruction that caused the fault.
All ColdFire processors inhibit interrupt sampling during the first instruction of all
exception handlers. This allows any handler to effectively disable interrupts, if necessary,
by raising the interrupt mask level contained in the status register. In addition, the V2 core
includes a new instruction (STLDSR) that stores the current interrupt mask level and loads
a value into the SR. This instruction is specifically intended for use as the first instruction
of an interrupt service routine which services multiple interrupt requests with different
interrupt levels. For more details see Section 2.14, "ColdFire Instruction Set Architecture
Enhancements."
2.6
Exception Stack Frame Definition
The exception stack frame is shown in Figure 2-7. The first longword of the exception stack
frame contains the 16-bit format/vector word (F/V) and the 16-bit status register, and the
second longword contains the 32-bit program counter address.
SSP
+ 0X4
The 16-bit format/vector word contains 3 unique fields:
• A 4-bit format field at the top of the system stack is always written with a value of
4, 5, 6, or 7 by the processor indicating a two-longword frame format. See Table 2-6.
Original SSP @ Time
of Exception, Bits 1:0
2-12
Vector
Offset (Hex)
0x100–0x3FC
31
27
25
FORMAT
FS[3:2]
VECTOR[7:0]
PROGRAM COUNTER[31:0]
Figure 2-7. Exception Stack Frame Form
Table 2-6. Format Field Encodings
SSP @ 1st Instruction
of Handler
00
Original SSP - 8
01
Original SSP - 9
10
Original SSP - 10
11
Original SSP - 11
MCF5282 User's Manual
Stacked
Program
Assignment
Counter
Next
User-defined interrupts
17
15
FS[1:0]
STATUS REGISTER
Format Field
0
4
5
6
7
MOTOROLA
Advertisement
Table of Contents
