Table of Contents
Advertisement
CFM Operation
The Flash state machine flags errors in command write sequences by means of the
ACCERR and PVIOL flags in the CFMUSTAT register. An erroneous command write
sequence self-aborts and sets the appropriate flag. The ACCERR or PVIOL flags must be
cleared before commencing another command write sequence.
By writing a 0 to CBEIF, a command sequence can be aborted
after the longword write to the CFM array or the command
write to the CFMCMD and before the command is launched.
The ACCERR flag will be set on aborted commands and must
be cleared before a new command write sequence.
A summary of the programming algorithm is shown in Figure 6-13. The flow is similar for
the erase and verify algorithms with the exceptions noted in step 1 above.
6.4.3.3
Flash Valid Commands
Table 6-13 summarizes the valid Flash user commands.
CFMCMD
0x05
0x20
0x40
0x41
0x06
6-20
NOTE
Table 6-13. Flash User Commands
Meaning
Erase
Verify that all 256 Kbytes of Flash from two interleaving physical
verify
blocks are erased. If both blocks are erased, the BLANK bit will be set
in the CFMUSTAT register upon command completion.
Program
Program a 32-bit longword.
Page
Erase 2 Kbyte of Flash. Two 1024-byte pages from interleaving
erase
physical blocks are erased in this operation.
Mass
Erase all 256 Kbytes of Flash from two interleaving physical blocks. A
erase
mass erase is only possible when no PROTECT bits are set for that
block.
Page erase
Verify that the two 1024-byte pages are erased. If both pages are erased,
verify
the BLANK bit will be set in the CFMUSTAT register upon command
completion.
MCF5282 User's Manual
Description
MOTOROLA
Advertisement
Table of Contents
