Table 209. Fsmc_Bcrx Bit Fields; Figure 417. Multiplexed Write Accesses - ST STM32F40 Series Reference Manual

Flexible static memory controller (FSMC)

Figure 417. Multiplexed write accesses

The difference with mode D is the drive of the lower address byte(s) on the databus.

Table 209. FSMC_BCRx bit fields

Bit No.
31-21
19
18:16
15
14
13
12
11
10
9
8
7
6
5-4
3-2
1341/1422
A[25:16]
NADV
NEx
NOE
NWE
AD[15:0]
ADDSET
HCLK cycles
Bit name
Reserved
CBURSTRW
Reserved
ASYNCWAIT
EXTMOD
WAITEN
WREN
WAITCFG
WRAPMOD
WAITPOL
BURSTEN
Reserved
FACCEN
MWID
MTYP
Doc ID 018909 Rev 4
Memory transaction
Lower address
ADDHLD
HCLK cycles
0x000
0x0 (no effect on asynchronous mode)
0x0
Set to 1 if the memory supports this feature. Otherwise keep at
0.
0x0
0x0 (no effect on asynchronous mode)
0x1
As needed
0x0
Meaningful only if bit 15 is 1
0x0
0x1
0x1
As needed
0x2 (NOR Flash memory)
1HCLK
data driven by FSMC
(DATAST + 1)
HCLK cycles
Value to set
RM0090
ai15569