RM0090
Table 215. Programmable NAND/PC Card access parameters
Parameter
Memory setup
time
Memory wait
Memory hold
Memory
databus high-Z
32.6.1
External memory interface signals
The following tables list the signals that are typically used to interface NAND Flash and PC
Card.
Note:
Prefix "N". specifies the associated signal as active low.
8-bit NAND Flash
t
Table 216. 8-bit NAND Flash
FSMC signal name
A[17]
A[16]
D[7:0]
NCE[x]
NOE(= NRE)
NWE
NWAIT/INT[3:2]
There is no theoretical capacity limitation as the FSMC can manage as many address
cycles as needed.
Function
Number of clock cycles (HCLK)
to set up the address before the
command assertion
Minimum duration (HCLK clock
cycles) of the command assertion
Number of clock cycles (HCLK)
to hold the address (and the data
in case of a write access) after
the command de-assertion
Number of clock cycles (HCLK)
during which the databus is kept
in high-Z state after the start of a
write access
I/O
O
NAND Flash address latch enable (ALE) signal
O
NAND Flash command latch enable (CLE) signal
I/O
8-bit multiplexed, bidirectional address/data bus
O
Chip select, x = 2, 3
O
Output enable (memory signal name: read enable, NRE)
O
Write enable
I
NAND Flash ready/busy input signal to the FSMC
Doc ID 018909 Rev 4
Flexible static memory controller (FSMC)
Access mode
AHB clock cycle
Read/Write
(HCLK)
AHB clock cycle
Read/Write
(HCLK)
AHB clock cycle
Read/Write
(HCLK)
AHB clock cycle
Write
(HCLK)
Function
Unit
Min. Max.
1
256
2
256
1
255
0
255
1358/1422
Need help?
Do you have a question about the STM32F40 Series and is the answer not in the manual?
Questions and answers