ST STM32F40 Series Reference Manual page 1414

RM0090 Revision history
Table 240. Document revision history
Date Version Changes
ADC:
Changed ADCCLK frequency to 30 MHz in Section 11.5: Channel-
wise programmable sampling timee.
Added recovery from ADC sequence in Section 11.8.1: Using the
DMA and Section 11.8.2: Managing a sequence of conversions
without using the DMA.
Updated AWDIE in Section 11.13.2: ADC control register 1
(ADC_CR1). Added read and write access in Section 11.13: ADC
registers.
Advanced control timers (TIM1 and TIM8)
Updated 16-bit prescaler range in Section 14.2: TIM1&TIM8 main
features.
Updated OC1 block diagram in Figure 99: Output stage of
capture/compare channel (channel 1 to 3).
Updated update event generation in Upcounting mode and
2
19-Oct-2012
Downcounting mode in Section 14.3.2: Counter modes and
(continued)
Section 14.3.3: Repetition counter.
Updated bits that control the dead-time generation in
Section 14.3.11: Complementary outputs and dead-time insertion.
Updated ways to generate a break in Section 14.3.12: Using the
break function.
Changed OCxREF to ETR in the example given in Section 14.3.13:
Clearing the OCxREF signal on an external event and changed
OCREF_CLR to ETRF in Figure 109: Clearing TIMx OCxREF.
Updated configuration for example of counter operation in encoder
interface mode in Section 14.3.16: Encoder interface mode.
Added register access in Section 14.4: TIM1&TIM8 registers.
Changed definition of ARR[15:0] bits in Section 14.4.12: TIM1&TIM8
auto-reload register (TIMx_ARR).
Updated BKE definition in Section 14.4.18: TIM1&TIM8 break and
dead-time register (TIMx_BDTR).
Doc ID 018909 Rev 4 1414/1422